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Abstract—This paper presents a new uniﬁed design ﬂow
developed within the Perplexus project that aims to accelerate
parallelizable data-intensive applications in the context of ubiq-
uitous computing. This contribution relies on the JubiTool: a set
of integrated tools (JubiSplitter, JubiCompiler, UbiAssembler),
allowing respectively to extract, compile and assemble paralle-
lizable parts of applications described in Jubi language. Jubi is
a modiﬁed Java agent based language (JADE) dedicated to the
Ubichip (the bio-inspired chip developed within the conﬁnes of
the Perplexus project). By appending hardware directives to a
software agent description, the inherent ﬂexibility of software
is combined with the runtime performance of a hardware
execution. In the case of typical Perplexus applications such
as the Spiking Neural Network Simulator, this contribution
takes proﬁt of the intrinsic property of the Ubichip in terms
of parallelism resulting in an expected speedup of at least one
order of magnitude. Finally, this hybrid (SW/HW) ﬂow could be
easily modiﬁed and adapted to support other kind of distributed
platforms.
I. INTRODUCTION
The PERPLEXUS project [1] aims to develop a scalable
and distributed platform dedicated to the simulation of large-
scale phenomena, and to the observation of emerging be-
haviors. The Perplexus platform is composed of a cluster
of communicating nodes called UBIDULES (UBIquitous
moDULES). These nodes are built around a XScale mi-
croprocessor (ARM based) and a speciﬁc reconﬁgurable
integrated circuit (Ubichip presented in [2] and [3]) that
both provide support to distributed bio-inspired mechanisms.
Furthermore, this speciﬁc chip has two operating modes,
native (FPGA-like) and multiprocessor. In this paper, we
exclusively focus on this last operating mode and use it to ac-
celerate parts of Perplexus applications. In this conﬁguration
the Ubichip is composed of multiple Processing Elements
(PE) scheduled by a single sequencer and therefore can be
viewed as a hardware SIMD (Single Instruction Multiple
Data) coprocessor for the Ubidule main processor. Fig.1
gives an overview of the platform which is in the form of a
network of Ubidules. Each Ubidule is in turn represented
as an unit made of a hardware and a software partition.
An embedded Linux operating system runs on top of the
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microprocessors and handles most high-level functionality
like MANET (Mobile Ad-hoc NETwork) and Agent Oriented
Programming environment.
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Figure 1. Perplexus platform overview.
Among the many challenges that form this project, this
paper puts focus on the work realized at the Ubidule level to
enable fast design of hardware accelerated applications. To
this purpose we present an agent oriented design ﬂow that
allows taking advantage of the parallel processing capabilities
of the Ubichip thanks to a dedicated SIMD compiler. The
proposed approach is based on a uniﬁed description of
applications. This accelerates and eases developers work
while providing 2 implementations opportunities; software
for debugging and reference purposes and functionally equiv-
alent hardware accelerated.
To provide this solution we chose to introduce a uniﬁed
HW/SW language called Jubi as well as the set of compiling
tools used for the Perplexus platform. This approach could
easily be extended to other parallel architectures.
This paper is organized as follows section II introduces
the Jubi language as an efﬁcient way to describe intrinsi-
cally parallel applications to be hardware accelerated on the
Ubichip of the Perplexus platform. Then section III presents
the compilation ﬂow and tools we propose to exploit this
new language in conjunction with the Perplexus platform.
Then section IV presents two Perplexus applications that
take advantage of the developed tool called JubiTool. Section
V concludes on this original contribution and ﬁnally opens
perspectives for further investigations.
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II. AUGMENTED JAVA FOR HW/SW UBIQUITOUS
COMPUTING
The software layer of the Perplexus Project we introduced
in [4], [5] and [6] is based on the well known Java Agent
DEvelopment framework JADE [7]. As a direct consequence
of this, all users applications are programmed in Java [8]
and described according to the agent concept. This lan-
guage is increasingly used and perfectly suits our portability
and ﬂexibility needs. Some Java hardware machines have
been under studies since the last decades, for the sake of
examples we can cite the following works [9],[10], [11]
or Sun PicoJava[12]. None of them provide support for
parallelism as the original language was not intended to this.
Some software parallel classes like JPCL [13] adds software
parallelism but even in this case Java Virtual Machine (JVM)
are running on one processor and requires a framework to
link several JVM running on different targets with a shared
global object space to take advantage of those classes. Manta
[14] solution relies on compiling Java threads to native x86
assembly code spanned on x86 based platform making the
whole application to become hardware dependent.
The fundamental concept behind this Jubi approach relies
on the use of directives for ﬂagging parallel sections in a
hardware independent language. Agent coded in Jubi can
then be executed in SW mode (in such case directives are
ignored) or hybrid SW/HW in which case ﬂagged sections
are compiled for parallel SIMD execution.
The J2ME standard has been chosen as the base for our
Jubi. This comes from the XScale limited resources (and so
forth Java virtual machine). As the J2ME standard is a light
version of Java 1.4 standard and so supports the JADE light
version called LEAP, it perfectly suits our needs in term of
framework requirements.
An accelerate section of code presented as a component
can be described with its inputs, outputs and internal be-
havior. Adding this approach to Java requires to set ﬁrstly
in and out keywords that will be considered respectively
as input and output ﬂags for inputs and outputs pins of the
component. A NPE keyword allows the user to specify the
number of processing elements (PE) that will be used for this
application. This NPE number must be deﬁned as a constant.
The following code gives an example of the transforma-
tions:
final int NPE = 5;
int a[NPE], b[NPE];
int c[NPE];
becomes:
final int NPE = 5;
in int a[NPE], b[NPE];
out int c[NPE];
Then to describe the behavior of the hardware block
we deﬁne the #jubi keyword that ﬂags the code to be
accelerated using the SIMD hardware. The following code
gives an example:
#jubi
{
c [NPE]= a[NPE] + b[NPE];
}
Finally to enable the parallelization of software sequential
loops in the hardware accelerated mode we introduce the
“parallelfor” keyword. This keyword allows both software
and hardware generating implementations from the same
uniﬁed description.
#jubi
parallelfor(int i=0; i<NPE; i++)
{
c [i]= a[i] + b[i];
}
The hardware versus software time chart of the code
above is shown in Fig.2, and gives a qualitative idea of
the performance improvement that can be obtained using the
hardware accelerator.
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Figure 2. Compared execution time for software (sequential) and
hardware (parallel) loops.
We should mention that in this current version of the
tool only declarations, assignments and integer arithmetic or
logic (Boolean) expressions are supported inside the #jubi
blocks. This limitation avoid the use of class and pre-deﬁned
functions inside the hardware block.
III. PERPLEXUS COMPILATION FLOW
A. Flow
Fig.3 presents the compilation ﬂow we propose to allow
fast SW and hybrid HW/SW applications development. In
this ﬁgure the software compilation ﬂow appears on the left
side and the hardware compilation ﬂow on the right side.
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Figure 3. One ﬁle for all Compilation Flow
Software applications execution only use software ﬂow
whereas hardware accelerated applications require both sides
to compile accelerated agents software part (named envelope)
and hardware parts (named kernels). The agent envelope is
actually a part of the Java ﬁle that triggers the hardware
execution and feeds hardware kernels with appropriate data.
This is done through the Ubicom agent that acts as a wrapper
between sequential and parallel sections (i.e. software and
hardware parts) of the application code.
As presented in Fig.3 the processing of the Jubi ﬁle results
in the creation of two distinct ﬁle types. Firstly, one Java ﬁle
that offers the possibility to start the application either in
software mode or in hardware accelerated mode. These two
options are of interest to benchmark an application speedup
between software and hardware executions. The section III-B
gives more details on this and the JubiSplitter. Secondly,
for each #jubi block described in the Jubi ﬁle one “ubi”
ﬁle is created. Every “ubi” ﬁle encapsulates the code to be
accelerated. Sections III-C and III-D give more details on the
compiler and the assembler that handle these ﬁles.
These two types of ﬁle are then treated separately. The Java
ﬁle is compiled thanks to the standard Java compiler (javac),
whereas ubi ones are converted into associated hardware
kernels in “.hw” ﬁles. The last step of the compilation ﬂow
is the loading of the HW accelerated code from a “.hw” ﬁle
into the program memory of the Ubichip. This is done at
runtime by the Ubicom agent.
B. JubiSplitter
The entry point of the JubiTool compiling environment is
the JubiSplitter that splits the Jubi description into a Java
description for the software part and several ubi descriptions
for the hardware accelerated parts.The JubiSplitter gener-
ates “softwareBehaviour” and “hardwareBehaviour” classes.
These JADE Behavior classes represents respectively the
whole agent functionality in SW mode simulations and the
envelope of hardware accelerated kernels, which contains
non-parallelizable (non #jubi ﬂagged) code sections in the
HW mode. The execution mode is then chosen when the
platform is conﬁgured. Fig.4 gives an example of this code
splitting step that is the ﬁrst stage of application compiling
process.
C. JubiCompiler
Once a Jubi code has been split into Java and Ubi kernels
the JubiCompiler tool compiles every Ubi codes into Ubichip
assembly. As a result, the following example:
int a [NPE] = {4,3,1,2};
int b [NPE] = {1,2,3,4};
int c [NPE];
c = a + b;
is then compiled into:
.data
V01="00030004","00020001"
V02="00020001","00040003"
V03="00000000","00000000"
.code
load r1,V01
load r2,v02
mova r1
add r2
movr r3
store r3,V03
JubiCompiler is based on a ﬂex[15] and bison [16] descrip-
tion of the Ubi grammar. NPE indicates that every Processing
Element of the SIMD processor will receive a different data
set. 1-D arrays therefore become PE-local scalar variables. In
this way a 1-D NPE dependent variable (in SW) is spanned
over the PEs of the Ubichip architecture as scalar variables
(in HW), for clarity reasons we named them multi-scalar to
differentiate them from vectors.
D. UbiAssembler
The UbiAssembler is the ﬁnal tool used in the ﬂow. It is
in charge of translating the JubiCompiler generated assembly
code into the Ubichip SIMD hardware language. This tool is
part of the SpiNDeK environment [17] and was developed
to program the Ubichip using assembly. Two main features
are provided in this tool in addition to the code translation:
the memory layout setup that involves variable to physical
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Figure 5. Typical hardware accelerated applications developed by partners involved in the Perplexus project
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class Example extends Agent {
}
final int NPE = 4;
class  JubiBehaviour extends SimpleBehaviour {
public void action()
{
in int a [NPE] = {4,3,1,2};
in int b [NPE] = {1,2,3,4};
out int c [NPE] ;
#jubi parallelfor ( int i = 0; i < NPE; i++)
{ 
if ( a[ i ] > b[ i ] )
c[ i ] = a[ i ] - b[ i ];
else
c[ i ] = b[ i ] - a[ i ];
}
}
public boolean done() { return finished; }
}
????????????????????????? ??
JAVA File
UBI File
JUBI File
class Example extends Agent{
class SoftwareBehaviour extends 
SimpleBehaviour {
public void action() {
int a [ ] = {4,3,1,2};
int b [ ] = {1,2,3,4};
int c [ ] ;
for ( int i = 0; i < NPE; i++)
{
if ( a[ i ] > b[ i ] )
c[ i ] =  a [ i ] ? b [ i ];
else
c[ i ] = b [ i ] ? a [ i ];
}
}
public boolean done() { return finished; }
}// end class SoftwareBehaviour
class  HardwareBehaviour extends 
SimpleBehaviour {
public void action() {
int a [ ] = {4,3,1,2};
int b [ ] = {1,2,3,4};
int c [ ] ;
sendToUbicom(a,b);
blockingReceiveFromUbicom( c );
}
public boolean done() { return finished; } 
}// end class HardwareBehaviour
????????????????????????? ??
}// end class Example
int a, b, c ;
if ( a > b )
c = a ? b ;
else
c = b ? a ;
return c;
Figure 4. JubiSplitter: Code splitting and cleaning
address translation, and jump linking provided by label to
physical address translation.
E. Ubicom agent & data transfers
This section deals with the runtime behavior of a typical
hardware accelerated application. Fig.2 gives an example
of the runtime arrangement of the different stages of this
application composed of two sequential parts separated by
an intrinsically parallel part. The wrapping of sequential to
parallel and parallel to sequential data transfers is performed
by the Ubicom agent in the case of the Perplexus platform.
This agent will load data in the Ubichip dedicated SRAM
and then will receive results from the Ubichip.
As the XScale processor and the Ubichip communicate
through a shared bus, data transfers result in latencies (called
τcom) between two consecutive parts that have different
execution types (sequential and parallel). In fact, applications
that have a high level of intrinsic parallelism and do not re-
quire frequent changes in execution type will take advantage
of the hardware acceleration. The following section gives two
examples of such applications.
F. Runtime analysis
As illustrated in Fig.2, runtimes T1 and T2 corresponding
respectively to a purely SW and a hybrid SH/HW way of
computation can be quite different in the case of paralleli-
zable applications. Theses runtimes are respectively deﬁned
by Equations 1 and 2.
T1 = τ1 + τ2 + NPE × τIt (1)
T2 = τ1 + τ2 + 2× τcom + τPE (2)
The speedup obtained by parallelizing parts of the algo-
rithm can be expressed as follows:
S = T1
T2
=
τ1 + τ2 + NPE × τIt
τ1 + τ2 + 2× τcom + τPE (3)
Typical applications targeted by the Perplexus platform are
data-intensive applications with a high degree of potential
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parallelism (like in the Spiking Neural Network (SNN)
simulator described in Section IV-A). As an example, with
100 neurons (NPE = 100), this application executed in a
purely software fashion, spends 95% of its runtime in Neuron
state computations. As a result τ1+τ2 (representing 5% of the
runtime) can be considered as negligible in the total runtime.
Therefore the speedup function SSNN for this application
can be approximated to:
SSNN ≈ NPE × τIt2× τcom + τPE (4)
As the frequency of the Ubichip is lower than the XScale
one (95 MHz vs 512 MHz), it is obvious that τPE is longer
than τIt. Our experiments show that computing on a PE of
the Ubichip is approximately 6 times slower than performing
the same computation on the XScale processor. Data transfer
latency referred as τcom represents the time needed to send
the data to the different PEs from the XScale. Considering
the high number of iterations of the parallelized code - that
represents 95% of the application time - in comparison with
the small amount of data to be transferred τcom can also
be considered as negligible with regard to τPE . From this
observation, the speedup can be approximated to:
SSNN ≈ NPE × τIt
τPE
=
NPE = 100
6
= 16.66 (5)
Obviously, this speedup depends on the targeted type
of applications, the number of available resources of the
platform to perform computations, and the possibility to
extract efﬁciently the parallelism but at least it gives a rea-
sonable expected gain. Within the conﬁnes of the Perplexus
project two applications may take advantage of the JubiTool
compilation environment. References on the presented model
are given as no detailed descriptions are provided in this
article.
IV. APPLICATION WITHIN PERPLEXUS
A. Spiking Neural Network simulator
The article [18] gives precise details on this Spiking Neural
Network simulation that aims at studying brain development.
As shown on Fig.5(a) the JubiTool will offer the possibility to
accelerate the two parts of this algorithm that rely on Neuron
state computations. As a typical simulation uses arrays of
100 neurons, this application will take great advantage of
the JubiTool.
B. Evolutionary Game simulator
Articles [19] and [20] describe an Evolutionary Game-
theoretical (EG) model aiming at understanding the inter-
plays between agent connectivity and psychological biases
in the cultural evolution of cooperation. Actually this ap-
plication must provide statistical results taking into account
numerous runs for hundreds of parameters combinations
therefore this application may take advantage of the Ubichip
and more generally the whole Perplexus platform because
of the highly parallel aspects of the EG simulations and
the platform possibility to accelerate a single execution as
well as to parallelize several runs on different modules.
Fig.5(b) gives an abstract description of this application. As
for the previously presented application the JubiTool offers
the possibility to accelerate these parallel parts given the fact
that populations are composed of more than 100 individuals.
V. CONCLUSIONS AND PERSPECTIVES
This paper has introduced a novel and original contribution
realized within the conﬁnes of the Perplexus Project. This
solution combines HW independence thanks to the use of
Java-based solution with the beneﬁt of parallel execution
on a SIMD accelerator.In order to maintain that HW in-
dependence, current work aims at porting the compiler to
the XScale processor so that HW kernels can be compiled
and loaded on the ﬂy on the Ubichip. As the proposed
approach and the Jubi language have been designed with
broader application ﬁelds in mind, it should be appropriate
for a wide range of parallelizable applications where SIMD
execution brings advantages. The design ﬂow and associated
tools are available for Linux x86-based workstations as well
as for Windows 32 bits and Mac OSX platforms.
In a short term, we plan to add several optimization
features at the compiler level (common subexpression elimi-
nation, dead code elimination, partial loop unrolling, constant
propagation, etc. . . ). This would increase code efﬁciency
and therefore the performance of the system. It could also
be interesting to evaluate the relevancy of implementing a
code motion mechanism in the JubiSplitter tool to adapt
dynamically the parallelism of the application with regard to
the available resources. We also plan to conduct more tests
using either Perplexus applications or other applications to
precisely bench Perplexus Ubichip SIMD mode speedup for
a relevant set of applications.
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